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ABSTRACT
This paper discusses a new type of base n adder
and storage register.

This new type of logic is called

"n-base binary logic", or NBBL.

The NBBL system is

compared and contrasted with the Post base n system
(a type of n-valued logic)

~

the binary-coded base n

system, and the straight binary system.

The main

purpose of this paper is to show that a decimal, or
base 10, system can have some important inherent advantages over a binary system, such as greater daily
operational efficiency.

Furthermore, it is shown that

a "decimal-bas e binary logic" system, or DBBL system,
has inherent advantages over the Post and binary-coded
decimal systems.

A cost analysis of the DBBL system

relative to the straight binary system is performed
and several circuit realizations for general NBBL adders
and storage registers are shown.

Two of the storage

register realizations are SCR models that the author
has actually built and thoroughly tested.
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I.

INTRODUCTION

In most of today's digital computers it is necessary
to convert all input-output data between the decimal,
human world and the binary, machine world.

On large

machines employing high-level languages, this necessary
conversion is usually done automatically by sophisticated
software and/or hardware conversion systems.

On mini-

computers, however, these automatic conversion routines
often may not exist or may not be practical to use in
the very small specific-task-oriented programs in which
minicomputers are often applied.

Thus, a minicomputer

programmer may often find himself bothered with the
tedious task of having to write conversion routines or
having to actually use pencil and paper to convert his
machine input-output data.

Even on large machines having

the automatic conversion routines, this conversion must
still be done.

So whether some sophisticated automatic

routine does it or the programmer does it, time, and thus,
money, must be spent somewhere along the line doing this
conversion.

Besides losing this conversion time, the

binary machine user, if his system uses software conversion,
must bear the ever-increasing cost of such software.
Obviously, machines that operate in the decimal
world, just as humans do, would eliminate these problems.
Of course, decimal machines, such as some of IBM's old
BCD machines, have existed for quite some time.

In general,

2

however, such machines have been shied away from, the
excuse being that they were too expensive and too slow
when compared to binary machines.

This does not mean

that the idea of decimal machines ever completely died.
On the contrary, IBM's use of a faster, improved type
of eight digit BCD adder in the recent IBM System/360
Model 195 indicates that the idea of decimal arithmetic
machines is still quite alive even in cost-conscio us
industry [1] •
This paper proposes a new type of adder and storage
register made with

11

n-base binary logic .. (NBBL).

Further-

more, it is shown that a decimal mahcine using "decimalbase binary logic" (DBBL) adders and registers, although
it would still cost more to build, can offer its user
the important advantage of greater daily operational
efficiency.

3

II.

ADDERS

The adder circuitry in a digital computer can be
designed to operate on numbers in any base.

This section

discusses straight binary, traditional binary-coded base
n, Post base n, and NBBL adders.
A.

Standard Binary Adder
The internal circuitry of a standard binary adder is

of little importance in this paper.

Therefore, the standard

binary adder stage will be viewed as a

11

black box

11

con-

taining a carry input from the previous stage, one input
from each of the two digits to be added, one sum digit
output, and a carry output to the next adder-stage (Fig. 1).
B.

Binary-Coded Base N Adder
The binary-coded base n adder is traditionally a

modified standard binary adder designed to operate on
numbers in bases greater than two.

The main difference

between a binary-coded base n adder stage and a straight
binary adder stage

is that whereas the straight binary

device has only one input line from each digit to be
added and one sum output line, the binary-coded device
has multiple input lines from each digit to be added and
multiple sum output lines.

These multiple lines represent

a binary-coded form of the digits [2] (Fig. 2).

Note

that only one line is shown for the input and output

4
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Fig. 2.

Binary-Coded Base N Adder Stage
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carries.

A

little thouyht verifies that, no matter what

the base, as long as only two numbers are being added,
the input and output carries of any single adder stage
can only take on the values 0 or 1.

Thus, one binary-

valued line can suffice in representing the input and
output carries of any adder stage.
As might be expected, there are some problems involved in trying to convert a straight binary adder into
a binary-coded adder which will operate successfully on
nonbinary numbers.

The most important of these problems

is that if the base being used is not a power of 2,
correction circuitry must be added to each adder stage
to correct the sum digit output whenever a decimal output carry occurs [1],

[2).

(This correction circuitry

is not necessary if one uses a direct logical implementation designed specifically for binary-coded base n
addition instead of the traditional approach of using a
modified standard binary adder [1] .)

Consider the example

in Fig. 3 using a binary-coded decimal, or BCD, adder
stage.

The coded x input is decimal 9, or binary 1001,

the coded y input is decimal 3, or binary 0011, and the
input carry is decimal 1, or binary 1.

Since the correct

sum is decimal 13, the BCD adder stage should produce a
carry output of 1 and a sum digit of decimal 3, or 0011
in binary-coded decimal.

However, note that to get the

correct sum digit output, the adder stage must perform a
correction to the initial result which consists of

7
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Fig. 3.

Correction Procedure in Traditional
BCD Addition
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subtracting decimal 10.

That is, binary 1010 must be

subtracted from the initial result whenever the correct
sum of the input data is greater than decimal 9.

This

is usually done by the equivalent process of adding
binary 0110 to the initial sum digit result [l], where
binary 0110 is the 2's complement of binary 1010 if the
normal sign bits are deleted.

Any output carry that

would result from the correction process is not needed
and therefore ignored.

c.

Post Base N Adder
Wojcik and Metze, having found that multi-valued

logic could be advantageous in the control circuitry of
asynchronous systems, decided to investigate the feasibility of multi-valued logic in adders and storage
registers.

Post adders and storage registers were there-

fore researched by Wojcik and Metze in detail [2), [3].
Unlike the standard binary and binary-coded systems
already discussed, the Post base n system is not purely
2-valued logic.

On the other hand, after detailed study,

one finds that the Post base n system is not purely nvalued logic either.

Actually, it would be most accurate

to call this system a hybrid of 2-valued and n-valued
logic.

This fact will become clearer as the discussion

progresses.
Perhaps the most pressing problem with n-valued

9

logic systems is deriving a set of basic functions with
inexpensi ve circuit realizatio ns, combinati ons of which
can be used to form any complex logical function [2], [3],
The systems proposed by Wojcik and Metze use

[4].

three basic functions :
(i

=

(1) the "xi" functions

0,1, •••• ,n-1), (2) the "MIN" function, and (3)

the "MAX
Fig. 4.

11

These functions are described in

function.

(Note that throughou t this paper, whenever n-

valued functions or n-valued logic are being discussed ,
a general variable name without a superscri pt, such as
"x, .. will be used to indicate a single, fully coded,
multi-val ued line.

For a general base n, such a variable

name would usually indicate an n-valued line, although
in the case of carries, a

11

C 11

without a superscri pt

indicates a fully coded 2-valued (0 or 1 volt) carry line.
However, a superscri pted variable name, such as "xi,"
indicates one of a group of 2-valued (0 or n-1 volts)
lines.

The entire group of "xi .. lines composite ly

represent s, in general, a "1-out-of -n" multi-lin e coded
form of the general n-valued variable "x." In the special
case of carries .. co" and "c 1 " are the two lines which
together form a "1-out-of -2" coded form of a carry.)
The use of these functions becomes clearer as one
studies Fig. 5 which illustrat es the basic form of a Post
Note that, in this adder stage, the
9
2
1
1
input lines and lines c , s , s , •••.•. , s are all

base 10 adder stage.

10
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Fig. 4.
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X

Three Useful Functions in Post
Base N Logic
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FROM X, Y1 CIN STORAGE REGISTER UNITS

9 0
x0••••• xv
••••• v9
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GATES

5152 53 54 5s 56 57s8s9
I

1
CIN

2
3

ALL
THESE
ARE

MIN
7

GATES

8

Fig. 5.

Post Base 10 Adder Stage
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binary valued lines, taking on only the values 0 or
It must be pointed out that in a group of lines
9
2
1
sue h as x 0 , x 1 , ••••.• , x 9 or s , s , ••..• , s , only one
9.

line in the group, say x2 or sS, can exhibit the high
voltage (9 volts in base 10) at any given time.

At

this same instant, all other lines in the group must
exhibit 0 volts.

That is, line s 5 , for example, assumes

a voltage level of 9 volts whenever the sum digit output
should be 5 and assumes a voltage level of 0 volts otherwise.

The final sum output line, s, on the other hand,

is a multi-val ued line which can have any integer value
from 0 through 9.

This multi-val ued output line, s, is

formed essential ly by "recombin ing 11 the binary-va lued lines
s 1 , s 2 , •••• , s9 via the MIN and MAX gates shown.

Wojcik

and .fv1etze make the tradi tiona! assumptio n that such a
multi-val ued line can change from one value to another
nonadjace nt value, say from 0 to 2, in such a way that
one need not worry about the effect of intermedi ate values,
such as 1, on the circuitry that the line drives.

Obviously ,

one cannot justify such an assumptio n by claiming that the
line changes instantan eously so that intermedi ate values do
not really even appear.

Such instantan eous changes simply

do not occur in the real world.

Indeed, if the circuitry

being driven by a multi-val ued line were asynchron ous
sequentia l circuitry , extreme design care would have to be
taken to insure that the appearanc e of undesired intermedi ate

13

values produced no ill effects such as race conditions.
On the contrary, to realisticall y justify this assumption,
Wojcik and Metze limit the circuitry being driven by
this multi-valued line to clocked sequential circuitry
so that the appearance of these intermediate values
poses no problem.

Thus, it is important to realize

that intermediate values in n-valued logic could create
problems.

Finally, in Fig. 5, the carry output line as

shown is identical in its functioning to the carry output line of a standard binary or binary-coded base n
adder stage.

It is fully coded so that a level of 1

volt indicates the output carry is a

11

1" and a level of

0 volts indicates the output carry is a "0."
carry output line may

Thus, this

be separated into the next-stage

carry input functions c 0 and c 1 •

This separation can

be accomplished by passage through a Post base 2 storage
register unit.
The circuit realizations that Wojcik and Metze assume
for the MIN and MAX gates also demand realistic comment.
Ordinary diode-resist or AND gates are proposed as MIN
gates and diode-resist or OR gates are proposed as MAX
gates.

Fig. 6 illustrates the most basic forms of these

gates.

Since, in diode-resist or gates, only the diode

with the lowest input voltage will conduct in an AND
gate and only the diode with the highest input voltage
wlll conduct in an OR gate, it is true that these gates

14

v+
MIN(X 1 Y)

X

y

X

MAX(X,Y)

y

Fig. 6.

Possible MIN and MAX Gate Realizations
for N-Valued Logic
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will function as MIN and MAX gates respectively.

How-

ever, even though more sophisticated models than the
ones of Fig. 6 are readily available, because all dioderesistor gates are basically passive, their ability to
transmit a voltage from input to output without degradation is generally poor compared to that of active gates
having means for voltage reamplification.

As a result,

a desired input value of 5 volts, for example, might
drop to approximately 4 volts after passing through
only a few MAX gates.

Such a situation is very dangerous

in multi-valued (nonbinary) logic which generally requires
accurate voltage levels to insure proper functioning.
0•

NBBL Adder
The final type of adder to be discussed is the "n-

base binary logic," or NBBL, adder.

This adder, of the

author's own design, can be viewed as a simplification,
or special case, of the Post base n adder.

Fig. 7

illustrates a .,decimal-base binary logic," or DBBL,
adder stage.

The realization shown in Fig. 7 is entirely

combinational logic.

Thus, the "black box" in this

figure essentially contains a large decoder possessing
22 inputs and 12 outputs.

Detailed analysis of the

general realization equations presented by Wojcik and
Metze for their Post adders indicates that these equations
are very similar to the equations that would be used to

16
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DBBL Adder Stage (Combination al Logic)
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realize NBBL adders.

Thus, for example, a Post base 10

adder stage is quite similar to a DBBL adder stage.
Note that if one added an s 0 and a c 0 output to the
first major block of AND and OR gates in Fig. 5, this
block of AND and OR gates would then be the decoder of
Fig. 7.

That is, the DBBL adder stage is very nearly

the first block of AND and OR gates in a Post base 10
adder stage with the final block of MIN and MAX gates
removed.

Because this block of MIN and MAX gates is

not present, the DBBL adder stage has as outputs only
the binary-va lued lines c 0 , cl, and sO, sl, ••••••••• , s9.
Therefore , unlike the Post base 10 adder, the DBBL adder
is entirely 2-valued binary logic.
A combinati onal logic realizatio n such as the one
in Fig. 7 is definitel y not the only means of formulati ng
an NBBL adder.

Section VI. of this paper proposes

several other approache s to construct ing a general NBBL
adder stage which could offer significa nt advantage s
over a combinati onal realizatio n in important areas such
as initial circuitry cost and operation al speed.
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III.

STORAGE REGISTERS

Like the adder circuitry, the storage registers in
a digital computer can also be designed to operate on
numbers in any base.

This section discusses straight

binary, binary-coded base n, Post base n, and NBBL
storage registers.

For the sake of simplicity, all

storage register units shown here will be considered
unclocked.
A.

Standard Binary Register
The internal circuitry of a standard binary storage

register unit will purposely not be restricted to a
specific type of circuitry at this point in the paper.
Therefore, the standard binary storage register unit,
or flip-flop, will, for now, be viewed as a "black box"
(Fig. 8).

The type of flip-flop shown in Fig. 8 is the

well known S-R binary flip-flop, having a set input, a
reset input, a normal output, x, and an inverted output,

x.
B.

Binary-Coded Base N Register
The binary-coded base n storage register unit (n > 2)

is simply a row of two or more standard binary flip-flops.
Like the binary-coded base n adder, the binary-coded base
n storage register unit has multiple input lines and
multiple output lines, these multiple lines again

19
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represe nting a binary-c oded form of the input and output
data [2] •

The multipl e set input lines correspo nd to

the single set input of the standard binary flip-flo p,
while the multipl e normal output lines correspo nd to
the single normal output, x, of the binary flip-flo p.
Fig. 9 illustra tes one possibl e realiza tion of a binarycoded base 10, or BCD, storage registe r unit.
Remember that in the binary-c oded base n adder, when
the base being used was not a power of 2, the problem of
normall~

appeare d.

having to use extra correct ional circuit ry
Similar ly, in the binary-c oded base n storage

registe r unit, when the base is not a power of 2, a
problem is created .

This time, however , the problem is

that of easily producin g a complem ent form of the number
held in the storage registe r unit.

On the straigh t

binary flip-flo p, the inverted output, x, is actually
the l's complem ent form of the normal output, x.

Thus,

to obtain the l's complem ent of a multi-d igit binary
number stored in an entire binary storage registe r
(merely a string of binary flip-flo ps) , one simply uses
all the inverted outputs instead of the normal outputs .
Conside r two binary storage registe rs contain ing two
separat e binary numbers .

In order to subtrac t the second

registe r from the first, one has only to gate the normal
outputs of the first registe r into the adder, gate the
inverted outputs of the second registe r into the adder,

21
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and also gate in a "pre-ca rry."

This procedu re is

equival ent to subtrac ting the second registe r from the
first by adding the 2's complem ent of the second registe r
to the first registe r.

It should now be obvious that it

is quite desirab le for a general base n storage registe r
to be capable of easily produci ng the n-l's complem ent of
its normal content s.

In a binary-c oded base n storage

registe r, if the base being used is a power of 2, the
n-l's complem ent of the registe r content s is again formed
by merely using all the inverted outputs in place of the
normal outputs .

On the other hand, if the base being

used is not a power of 2, merely using the inverte d outputs will not produce the correct n-l's complem ent (unless
special , sophist icated codes are employe d).

In such

cases, additio nal combina tional circuit ry must be used
to produce this complem ent.

Fig. 10 illustra tes the

logic operatio ns that must be perform ed on the 4 normal
outputs of a single BCD storage registe r unit in order to
produce the 9's complem ent of the decimal digit represented by these 4 outputs [1].

(In base 10, the "excess -3"

code, for example , can produce the 9's complem ent merely
by direct complem entation of the 4 normal outputs .

How-

ever, note that the "excess -3" code adder still require s
correct ion after the additio n.

In fact, unlike the tradi-

tional BCD adder, it require s correct ion in all cases,
whether or not a decimal carry was produce d [1} .)
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C.

Post Base N Register
'I'he Post base n storage register unit

[2],

[3], like

the Post base n adder stage, is essentially a hybrid of
n-valued and 2-valued logic.

The reader will recall

that the Post base n adder stage basically took several
binary, or 2-valued, input lines and transformed them into
an n-valued sum output line.

On the other hand, the Post

base n storage register unit takes as input one n-valued
line, x, and transforms it into the 2-valued output
.
f unct~ons
x 0 , x 1 , •.•••• , x n-1 •

Fig. 11 depicts a Post

base 10 storage register unit.
A Post base n storage register unit merely stores
the value of voltage on its input by impressing a voltage
of n-1 on the appropriate output line.

For example, if

a voltage level of 6 volts were supplied as input to the
base 10 unit of Fig. 11, the x 6 output line would assume
a value of 9 volts while all other lines assume 0 volts.
D.

NBBL Register
The NBBL storage register, again of the author's own

design, is the last type of storage register that will be
discussed.

Such a storage register could be used to

receive and hold data such as teletype input or core
memory output, to feed input into a DBBL adder, etc.
Just as the NBBL adder was essentially a modification of
the Post base n adder, the NBBL storage register is
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Fig. 11.

Post Base 10 Storage Register Unit
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actually a simplification, or special case, of the Post
base n storage register.

Unlike the Post base n storage

register unit with its single n-valued input line and n
binary output lines, the NBBL unit has n binary input
lines and n binary output lines.

Actually, in this NBBL

unit, the n input lines are labeled identically to the
n output lines.

In essence, these input lines receive

.
·
th e ·f unct1ons
the output lines
x 0 , x 1 , ••••• , x n-1 wh1ch
then assume and hold.

Remember that only one input and

only one output can possess the high voltage level, or
logic 1 level, at any particular instant.

Thus, when

one puts a logic 1 on input line xi, output line xi then
assumes this logic 1.

Fig. 12 illustrates a DBBL storage

register unit.
Obviously, since the NBBL storage register unit
need not transform a multi-valued line into binary lines
as the Post base n unit does, the internal circuitry of
the former can be much simpler.

Fig. 13 shows one

possible realization for a base 3 NBBL unit using three
binary S-R flip-flops.

Section VII. of this paper proposes

many more possible realizations for an NBBL storage
register unit.

A sizeable portion of these realizations

are not mere interconnections of ordinary binary flipflops like the realization of Fig. 13, but instead, are
original creations designed by the author solely for use
in NBBL logic systems.

These creations can offer advantages
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over the more ordinar y realiza tions in areas such as
power consump tion and total number of circuit compon ents.
It has been mention ed that the availab ility of the
n-l's complem ent from a registe r of general base n is
a desirab le feature which permits an adder to easily
perform subtrac tion.

Fortuna tely, the product ion of

the n-l's complem ent from then binary output lines of
the Post base n or NBBL storage registe r unit is not at
all difficu lt.

In fact, an n-l's complem ent "gate" for

this purpose can be constru cted from n pieces of wire,
a structu re so simple it would not ordinar ily be thought
of as a gate.

Conside r a "black box" having n input

pins and n output pins, where each of these sets of n
n-1 • An
l
0
pins represe nt the function s x , x , •••••• , x
n-l's complem ent gate is formed simply by connect ing
each xi input to the x<n-l)- i output, where i = O,l, •.•• ,n-1.
Fig. 14 depicts a 3's complem ent gate for use in base 4
NBBL logic.
Decimal machine s will very probabl y become increas ingly attract ive in the future.

Section s IV. and

v.

of

this paper will demons trate sufficie nt justific ation for
such an increas e in the popular ity of decimal machine s.
Furtherm ore, given this future demand for decimal machine s,
Section s IV.,

v.,

VI., and VII. will further contras t NBBL

logic with its competi tors and will specifi cally show
why DBBL logic could be quite advanta geous over traditio nal
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Fig. 14.

3's Complement Gate for Base 4 NBBL Logic
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BCD and Post base 10 logic in the construction of these
machines.
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IV.

COST ANALYSIS

This section presents a cost analysis of DBBL adders
and storage registers relative to straight binary adders
and storage registers .

This analysis is performed on

a twofold approach, consideri ng both initial purchasin g
cost (or rental cost) and daily operation al efficienc y of
the two types of circuitry .

Note that it is really quite

logical to consider pruchasin g (or rental) cost and
operation al efficienc y as both being related to the overall cost of using some particula r type of machine.
Obviously , machine purchasin g (or rental) cost represent s
a deficit that the user must suffer.

On the other hand,

machine operation al speed and efficienc y are directly
related to the daily assets that the user can realize.
Thus, for example, a user of a digital machine might be
willing to pay more for a more efficient machine initially
with the expectati on that its greater operation al efficiency and productiv eness would eventuall y offset his
greater initial expense.
In the analysis of relative initial purchasin g cost,
or price, of the circuitry , two entirely different methods
are employed.

The first method is the tradition al, but

virtually outdated, technique of comparing the number of
gates and the number of gate inputs needed for different
realizati ons.

The second technique , far more relevant to

today's technolog y, assumes the circuitry in question to
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be integrated onto an MSI or LSI chip so that merely
counting the relative number of pins on different chips
gives a fair measure of their relative cost.
A.

Purchasing Cost - Traditional Approach
Wojcik and Metze have derived a detailed traditional

cost analysis of Post base n adders and registers relative to their straight binary equivalents [2] , [3] •
Since their approach was the outdated "number of gates
and gate inputs" technique, it would be futile to run
through the same procedure in detail in this paper.
Instead, by making a few simple approximatio ns, one can
directly transfer the results of Wojcik and Metze to the
author's DBBL adders and registers.

Such transferral of

the traditional Post base 10 results to the author's DBBL
circuitry is indeed only approximate.

However, this trans-

ferral does yield a rough indication of the DBBL/binary
cost ratio using traditional techniques.

These traditional

techniques, in view of their general irrelevancy to modern
integrated circuit technology, simply do not merit extreme
accuracy.
The reader will recall from Section II. that a Post
base 10 adder stage (Fig. 5) could be converted to a DBBL
adder stage (Fig. 7) by adding the relatively small number
of extra AND and OR gates needed to produce the c 0 and s 0
outputs from the first block of AND and OR gates and by
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removins the relatively small number of final MIN and MAX
gates.

In other words, the Post base 10 and the combina-

tional logic DBBL adder stage contain approximatel y the
same number of gates and gate inputs, so that from a
traditional point of view, these two types of adders
should differ little in price.

Thus, by extrapolatin g

the results of Wojcik and Metze out to base 10, one finds
that a DBBL adder would cost about 5 times as much as a
straight binary adder with enough stages to handle
equivalent size numbers.
Concerning registers, Wojcik and Metze assume basically
that the ratio of the number of components in a single
Post base n stage to the number of components in a single
standard binary stage is always about n/2.

Thus, the

traditional cost viewpoint implies that the relative cost
of a Post base n stage compared to a binary stage is also
about n/2.

Certainly this assumed Post base n register

stage versus binary register stage cost ratio of n/2 is
only approximate and Wojcik and Metze give no real evidence
of its validity.

However, this n/2 factor should be just

as applicable to an NBBL register stage versus binary
register stage cost ratio.

For example, if one examines

the number of SCR's required for the SCR-type NBBL register
stage realizations of Section VII., one finds that a
2BBL stage requires 2 SCR's (just as a standard binary
S-R flip-flop can be made with essentially 2 cross-couple d
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transis tors), a 3BBL stage require s 3 SCR's, •••••••• , a
DBBL stage require s 10 SCR's, etc.

Thus, at least when

compari ng the types of NBBL registe r stage and standard
binary registe r stage realizat ions just mention ed, one
finds that the ratio of NBBL stage SCR's to binary stage
transis tors is exactly n/2 for any general base n (n > 2) •
Therefo re, this crude n/2 registe r stage cost factor
assumed by Wojcik and Metze can be just as relevan t in
compari ng an NBBL registe r stage to a binary stage as it
is in compari ng a Post base n stage to a binary stage.
Furtherm ore, now conside r the differen ce between a Post
base 10 and a DBBL storage registe r stage.

The reader

will again recall that whereas the Post base 10 storage
registe r unit (Fig. 11) had only 1 input, the DBBL storage
registe r unit (Fig. 12) had 10 inputs.

On the other hand,

the Post unit require d special compone nts immedia tely
followin g the input in order to convert this 10-valu ed
input into 2-value d, binary outputs .

These special com-

ponents were not required in the DBBL unit.

Thus, since

the n/2 cost factor of Wojcik and Metze has some validity
for the author' s NBBL units and since the differen ces
between a Post base 10 and a DBBL unit tend to approxi mately "cancel each other," one is finally led

to the

conclus ion that DBBL units can be at least as cheap as
Post base 10 units with similar output structu res.

That is,

if the DBBL unit has a row of S-R flip-flo ps forming its
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outputs (see Fig. 13), the Post base 10 unit should
also have a row of S-R flip-flo ps forming its outputs .
Thus, again extendin g the results of Wojcik and Metze
to base 10, one finds that a DBBL registe r would cost
about 1.5 times as much as a straigh t binary registe r
with enough stages to hold equival ent size numbers .
It should now be obvious that, by traditio nal cost
analysi s, DBBL adders and registe rs would definit ely
have a higher initial cost than their standard binary
equival ents.
B.

Purchas ing Cost - Modern Approac h
The modern cost analysi s approac h which follows not

only is more applica ble to present compute r technolo gy
but also is easier to perform .

The assumpt ion in this

approac h is that the circuit ry in questio n is all integrated onto one chip and that the chips are all produce d
in large volume quantit ies by modern automat ed techniqu es
so that by far the most importa nt factor in the cost of
any single chip is the number of connect ing pins which
must be fastene d on the chip.

With this assumpt ion in

mind, one can then obtain a very reasona ble measure of
the relativ e cost of differe nt chips merely by compari ng
the number of pins on the various chips [5].
First of all, in order to make a fair compari son
between the cost of a base 10 and a base 2 adder or
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storage register, one needs to know the number of stages
required in each base to handle equivalent size numbers.
That is, one needs to know the number of digits necessary
to represent equivalent numbers in each base.

Some

thought will verify that if one represents a number as
10d, then d, if rounded up to the next greatest integer
value, is the number of decimal digits needed to represent
that number in base 10.

In fact, d, even without

rounding, is a very good indication of how many decimal
digits are required to represent a given number.

Simi-

larly, if one represents a number as 2b, then b is a very
good indication of how many binary digits are required to
represent that number in base 2.

Therefore, the equation

10d = 2b essentially means that some particular decimal
number having d digits is exactly equal to a binary number
having b digits.

Solving this equation for d/b yields the

approximate ratio of decimal to binary digits necessary
to represent equivalent numbers in base 10 and base 2
respectively.

Taking log 10 of both sides gives

d/b = 1/3.33.

In other words, if a base 10 and a base 2

adder or register are intended to handle equivalent size
data, then the base 2 device must have about 3.33 stages
for every one stage of the base 10 device.
Thus, for example, a 20 bit binary adder could handle
the same data as a 6 digit DBBL adder.

Fig. 15 illustrates

three chips, the first containing a 20 bit binary adder
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with "single-r ail" inputs {only normal, or "true, .. inputs),
the second containin g a 20 bit binary adder with .. doublerail" inputs {both normal and complemen ted inputs), and
the third containin g a 6 digit DBBL adder.

It must be

pointed out that a binary adder with "double-r ail" inputs,
even though it obviously costs more than its "single-r ail"
binary counterp art when using a pin-orien ted cost approach,
is quite desirable in cases in which one wants the actual
adder circuitry on the chip itself to be a fast, basically
two level type of realizati on such as AND-OR or NAND-NAND.
In other words, since one might want to use either the
"double- rail" or the

11

Single-ra il" binary adder, both types

are included in the DBBL adder versus binary adder cost
Note that the ratio of DBBL adder pins to

compariso n.

binary adder pins runs from approxim ately 1.8 to 3.0, indicating that, in general a DBBL adder would cost about
1.8 to 3.0 times as much as its straight binary equivalen t.
Fig. 16 compares a 6 digit DBBL register to both
a 20 bit "D flip-flop• • [6], or latch, type binary register
and a 20 bit S-R flip-flop type binary register.

Fig. 16

again allows both types of binary registers to have either
11

Single-ra il

11

or

11

double-r ail

11

outputs.

Note that in

all the registers shown, either the normal or the complement outputs can be selected by means of the two selection
lines.

Of course, one binary-va lued line entering each

chip could, with a little extra logic on the chip itself,
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serve the same purpose as these two selectio n lines.
However , the differen ce between one or two output
selectio n pins is insigni ficant when compare d to the
total number of pins on each chip.

Also note that no

clock lines have been shown in any of these registe rs
even though some units, such as the latch type binary
registe r, are always clocked .

Since the number of clock

inputs would, in all cases, again be insigni ficant compared to the number of other pins, ignoring these clock
lines changes the accurac y of the calcula tions very little.
Thus, a DBBL registe r would, in general , cost from 1.5
to 3.0 times as much as its binary equival ents.
If the DBBL adder and registe r chips shown thus
far were enlarge d to include maximal encodin g on the
inputs and outputs , the number of pins on a DBBL chip
could be greatly reduced .

For example , in a DBBL adder,

4 binary lines would suffice to encode each normal group
of 10 DBBL inputs and outputs and 1 line would suffice
to encode each of the normal pairs of DBBL carry inputs
and outputs .

Obvious ly, such encodin g would signific antly

reduce the cost of these DBBL chips relative to their
binary equival ents.

However , such encodin g will not be

conside red in this cost analysi s because it would unfortunatel y induce additio nal propoga tional delays in the
DBBL units, cutting down substan tially on their speed.
The inheren t possibi lity of high speed operatio n in DBBL
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logic will soon be shown to be one of its best "selling
points ...

Thus, seriously hampering this speed by the

introduction of encoding merely to cut down on initial
cost is not practical.
It has now been shown that the traditional and the
modern methods of initial cost analysis both indicate
that DBBL adders and registers would be more costly than
equivalent standard binary units.

In fact, given the

present state of the art in computer circuitry, by no
reasonable stretch of the imagination or plausible
series of assumptions could one ever propose that the
DBBL system would be cheaper to construct.

Thus, since

the DBBL system would be more costly to build than would
an equivalent binary system, it is only natural to assume
that the DBBL machine user would suffer a greater purchasing
cost if he actually buys his machine or that he would
suffer larger periodic rental payments if he rents his
machine.

c.

Daily Operational Efficiency
Unlike purchasing, or construction , cost, when one

considers the daily operational efficiency and speed of
the DBBL system versus that of its binary equivalent,
the picture is much brighter.

First of all, consider

the simple fact that, in the DBBL machine, conversion
and reconversion of all input and output data from decimal
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to binary and back again is not necessa ry.

Not only does

this mean that the binary system must spend time doing
this convers ion and reconve rsion, but it must also possess
the hardwar e or softwar e to do these operatio ns.

Obvious ly,

this extra time and hardwar d or softwar e mean money spent
by the binary machine user that the DBBL machine user
need not spend.

For instanc e, in the IBM System/3 60

Model 50, the two machine instruc tions "Pack" and "CVB

11

(Conver t To Binary) are necessa ry to convert the initial
coded numeric al data read in from the card reader into
binary data.

Similar ly, the two instruc tions "CVD"

(Conver t To Decimal ) and "Unpack" are required to convert
binary machine data back into the coded data to be printed
by the printer .

The "CVD" instruc tion, as a specific

example , can take anywher e from 13.00 to about 44.75
microse conds of machine time dependi ng on the size of
the data being reconve rted [7].

It is clear that in a

commer cial operati on having relative ly large amounts of
input and output data, such as a bank's use of a compute r,
the amount of time spent doing convers ion and reconve rsion
could represe nt a substan tial portion of the machine 's
daily running time [1].
Now conside r the potenti al speed of a DBBL adder
compare d to the speed of its standar d binary equival ent.
The reader should by now have grasped the idea that DBBL
logic has a highly paralle l form of structu re.

This
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inherent parallelis m is a definite advantage over the
tradition al BCD adder system with its basically serial
Consider,

approach of "first add --then correct."

for the sake of argument, that one wants to create AND
and OR gate realizatio ns of both a DBBL adder stage and
a binary adder stage.

These stages will be assumed to not

have carry inputs or carry outputs, but only sum outputs,
in order to keep the compariso n simple.

Furthermo re, since

the binary adder stage will require its inputs in both
normal and inverted form ("double- rail" form), the inverted
form of the inputs will be assumed to come either from
storage register units feeding the adder stage or from
inverters preceedin g the adder stage so that no inverter
gates need be included in the realizatio n.

Thus, the

equation for the sum output line of the binary adder stage
is s

=

xy + xy.

This equation implies a two-level logic

network, 2 parallel AND gates feeding into 1 common OR
gate.

Each sum output line of the DBBL adder stage can

be formed from exactly the same type of two-level realization.

For instance, the equation for the s 0 output is

so= xoyo + xly9 + x2y8 + •••. + x8y2 + x9yl, again implying
a two level AND and OR realizati on.

Thus, an

entire DBBL

adder stage is nothing more than 10 of these two-level
realizati ons in parallel.

In other words, as long as a

DBBL and a binary adder stage are realized via similar
structure s, the propogati onal speed of both stages should
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be the same.

Obviou sly, if one insiste d on buildin g his

entir~ adder by merely connec ting individ ual stages togeth er

to form a row of connec ted, but discre te, stages , the
determ ining speed factor would be the time require d for
the carry to serial ly propog ate down throug h all stages .
Theref ore, given such an adder layout , since a DBBL adder
requir es only 1/3.33 times as many stages as its binary
equiva lent, it should be capabl e of adding a number at
least 3.33 times as fast as the equiva lent binary adder.
Howev er, such a binary adder layout employ ing a mere
connec ted row of discre te single adder stages is a virtua lly
outdat ed type of layout .

For exampl e, it is quite common

to see 4 indivi dual binary adder stages groupe d togeth er
as one block having a fast

11

look-ah ead" carry availa ble

from the fourth indivi dual stage on the block of 4 stages .
Such blocks using carry "look-a head" help to increa se the
speed of the entire adder.

Obviou sly, to furthe r increa se

the speed of a binary adder, one could in fact form the
binary adder by connec ting blocks togeth er, each of which
contai ns a purely two-le vel realiz ation of a 3 or 4 bit
binary adder.

These separa te 3 or 4 bit binary adders

thus could each comple te their 3 or 4 bit additio n in the
same time requir ed by a single DBBL adder stage to comple te
its additi on.

Theref ore, since 3.33 binary digits are

about equiva lent in numeri cal size to 1 decima l digit, a
binary adder constr ucted accord ing to this scheme could
add number s approx imatel y as fast as its DBBL equiva lent
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providin g the DBBL adder is a mere connect ion of discret e,
single- digit DBBL stages.
Finally , in situatio ns requirin g the ultimat e in
speed, one could also extend the idea of a two-lev el
realiza tion to an entire adder.

That is, one can form

two-lev el combina tional logic realiza tions for both an
entire 20 bit binary adder and its 6 digit DBBL equivalent.

Of course, such two-lev el realiza tions of entire

multi-s tage adders require huge numbers of logic gates
and gate inputs, far more than are required in the slower,
more serial realiza tions previou sly mention ed.

However ,

the modern integra ted circuit cost approac h already presented indicat es that the complex ity, or size, of the
interna l circuit ry of a chip contain ing such a two-lev el
adder has very little effect on the cost of the adder.
Therefo re, it is reasona ble to assume that, in the interes t
of overall adder speed, one might want to constru ct such
two-lev el realiza tions.

Given then, that both the 20 bit

binary adder and its 6 digit DBBL equival ent are both
entirel y two-lev el realiza tions, both adders would be
capable of adding their equival ent size numbers with
identic al speeds after these numbers reach the adders.

The

only differen ce is that the binary adder demanded previou s
"uncodin g" of each of its binary inputs into "double -rail"
inputs includin g both the normal and the inverted forms
of each input variabl e.

Whether this uncodin g was done
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by passing the inputs through a binary register or whether
it was done by separate inverte r gates, this necessa ry
uncodin g potenti ally implies , in general , one extra
level of propoga tional delay which is not present in
the DBBL system.

The alert reader will note that this

particu lar advanta ge of DBBL results directly from the
fact that the DBBL system, as proposed in this paper, is
a highly "uncoded " form of logic.

That is, the DBBL

system does not transmi t its signals from circuit to
circuit via maximal ly encoded lines as today's binary
system usually does.

At best, one could refer to a group

of 10 DBBL data transmi ssion lines as using a "1-out-o f-10"
code to indicat e each possibl e value of the decimal digit
represe nted by such a group of lines.

(Of course, one

could create a binary machine which has all variable s
that are transmi tted through out the machine availab le in
both true and complem ented form.

However , such a machine

would be, in reality , a base 2 NBBL, or 2BBL, machine .)
Thus, at one extreme , if one organiz es equival ent
size DBBL and standard binary adders using single- digit
adder stages as the basic building block (allowin g the
carry to "trickle down" serially through each stage) , the
resulta nt DBBL adder would be much faster than its binary
equival ent.

At the other extreme , if one uses a purely

two-lev el realiza tion of both adders in their entirety
(such as AND-OR or NAND-NAND), then both adders would
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themse lves be equal in speed.

Howeve r, even at this

purely two-le vel extrem e, the DBBL system due to its
highly "uncod ed 11 form of data transm ission, still holds
the genera l advant age over the standa rd binary system
of never needin g additio nal uncodi ng delays precee ding
the adder itself .

Theref ore, the DBBL system exhibi ts

the defini te potent ial of faster overal l arithm etic
operat ion.
Whethe r or not the overal l DBBL system offers any
advant age over its overal l binary equiva lent in averag e
power consum ption is questi onable .

Consid er the combin a-

tional logic realiz ations of each adder discus sed thus
far.

The traditi onal initia l cost analys is demon strated

that the DBBL adder would cost more to purcha se becaus e
it contai ned many more gates and gate inputs than its
binary equiva lent.

It is theref ore reason able to deduce

that this DBBL adder realiz ation consum es more averag e
power than its binary counte rpart.

On the other hand,

now consid er a 6 stage DBBL storag e regist er and its 20
stage binary equiva lent.

If the DBBL regist er stages

are the SCR types shown in Sectio n VII.,th en only one
SCR is on at any given time in each regist er stage.
Simila rly, if the flip-fl ops in the binary regist er are
the famili ar type consis ting of two cross-c oupled transi stors, then one transi stor is also on in each binary stage.
Assumi ng then that the SCR's and the transi stors have
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identic al voltage supplie s and load resisto rs, the average
power consump tion of the DBBL registe r would be less than
that of its binary counter part.

Note that this would not

be true if the DBBL stages were built from a row of
binary flip-flo ps like those in the binary registe r (see
Fig. 13).

Therefo re, althoug h the DBBL and the binary

system each have some advanta ge in the area of power consumptio n, it is not fair to say that either system as a
whole is definit ely superio r.
By far the most signific ant advanta ge of the DBBL
system over the equival ent size binary system lies in
the area of daily operati onal efficien cy and speed.

The

DBBL system need not waste time perform ing convers ion and
reconve rsion, and thus also need not have any hardwar e
or softwar e to perform this convers ion and reconve rsion.
Furtherm ore, when compare d to a standar d binary system,
the DBBL system has the definit e potenti al of faster
overall arithme tic operatio n within the machine .

Such

conside rations indicat e that the DBBL system is general ly
capable of doing more work per unit of time.
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V.

NBBL SYSTEMS

This sectio n discu sses some of the advan tages and
disad vanta ges of NBBL system s compa red to straig ht binar y,
binary -code d base n, and Post base n system s.

The major

asset of a base 10 NBBL, or DBBL, system , namel y great er
daily opera tiona l effici ency than that of a standa rd
binar y system , has alread y been discu ssed in detai l in
Sectio n IV.

There fore, this partic ular advan tage will

not be menti oned again here.

Instea d, this sectio n con-

centr ates on basic chara cteris tics of NBBL system s
which might easily be overlo oked.
A.

Gener al Advan tages
One impor tant advan tage of an NBBL system that must

be stress ed is its good, binary noise immun ity.

In a

multi -valu ed Post base n system , voltag e level s would ,
in gener al, be much more critic al than in purely binary
system s such as the straig ht binar y, the binary -code d
base n, and the NBBL system s.
It canno t be said that the NBBL system offer s any
advan tage in the area of compu ter archi tectu re, or "layout." Howev er, it can be said that NBBL should not force
archi tectu re to be more compl ex than it is in today 's
stand ard binar y system s. Actua lly, one can pictu re an
NBBL machi ne as merel y havin g n lines routed where ver the
binar y machi ne has one.

Thus, the archi tectu re of an
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NBBL machine is not more complex , but simply on a larger
scale than that of the equival ent binary machine .
Similar ly, the NBBL system creates no new problem s
For example , the very

in the area of fault diagnos is.

commonly assumed "stuck- at-1" and "stuck- at-0" faults
which are used in ordinar y binary systems are also
applica ble to the NBBL system.

Obvious ly, a more complet e

list of possibl e faults would be necessa ry in a multivalued Post base n system.
Another importa nt advanta ge of an NBBL system is the
possibi lity of simpler periphe ral devices .

In a straigh t

binary or binary-c oded device, all charact ers, includin g
the numeric al digits O, 1, •••• , 9, which enter the compute r
from a device such as a card reader or teletype must be
put in some form of binary code.

Obvious ly, this means

that these periphe ral devices must contain coding network s
to perform this coding.

Even in a Post base 10 system,

the numeric al digits would have to be transfor med into 10
accurat e discret e voltage levels.

However , in the DBBL

system, the "coding• • of the numeric al digits would consist
only of sending each of the digits 0, 1, ••••• , 9 into the
compute r on the correspo nding correct line of the group
f
.
of 10 lines x 0 , x 1 , ••••• , x 9 • Of course, th1s lack o
actual numeric al coding in DBBL periphe ral devices should
also make the DBBL system capable of getting numeric al
data into and out of the machine faster than is possibl e
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with the other systems.
Finally, it must be mentioned that since NBBL logic
is entirely binary in nature, it is, in general, just as
capable of successfu l asynchron ous operation as are
binary systems.

Thus, unlike a Post base n system [2],

[3], an NBBL system could take advantage of the speed
increase that asynchron ous operation offers over synchronous operation .
B.

General Disadvant ages
Naturally , just as NBBL has several inherent advan-

tages, it also has some basic inherent disadvant ages.
The most obvious of these general NBBL disadvant ages is
the increased inter-mod ule wiring and the increased
number of individua l circuit component s required by most
bases in compariso n to an equivalen t binary system.
Using the equivalen t 20 bit binary and 6 digit DBBL adders
of Section IV. as an example, these wiring and component
increases are evidenced respectiv ely by the greater modern
and tradition al purchasin g costs of the DBBL adder.

Among

other things, more inter-mod ule wiring and more component s
mean, for the general NBBL system, increased physical size,
and greater probabili ty of at least one component fault
occurring during any given time period.
Another disadvant age of a general NBBL system would
be increased initial cost of core storage compared to
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equiv alent core storag e in a standa rd binary system .
The reade r will recal l from Sectio n IV. that a 6 digit
DBBL storag e regis ter was equiv alent to a 20 bit straig ht
binar y storag e regis ter. Simil arly, a 6 digit word of
DBBL core storag e would be the equiv alent of a 20 bit
word of straig ht binary core storag e.

Howev er, note

that 6 digit s of DBBL core storag e actua lly requi re 60
indiv idual magne tic cores while 20 bits of straig ht
binar y core storag e requi re only 20 magne tic cores .
Thus, this compa rison yield s, for core memo ries, a DBBL
to binar y initia l cost ratio of about 3 to 1.

Thus,

one can concl ude that, in gener al, "NBBL" implie s
costl ier core memo ries than does "bina ry".
Final ly, one last point must be mentio ned conce rning
the use of adder s to realiz e logic functi ons such as
the "Excl usive Or" funct ion.

In a stand ard binary machi ne,

the bit-b y-bit Exclu sive Or of two binary numbe rs is
easily perfor med by merel y adding the two numbe rs while
inhib iting the carrie s in the adder .

Even though one

might never have any need for such an Exclu sive Or in
a base n machi ne (n > 2) , if one attem pted to form the
Exclu sive Or of two numbe rs (each of which were all l's
or O's) in an NBBL machi ne using the above techn ique, the
resul t would not alway s be corre ct.

For examp le, with the

carri es inhib ited in a DBBL adder , the sum of two l's
would yield "2," not "0" as desire d in an Exclu sive Or
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operation.

This does not mean that comparably easy

techniques for realizing such binary logic functions in
NBBL machines cannot be found.

It simply means that

the normal techniques now in use in standard binary
machines would not work.
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VI.

NBBL ADDER REALIZATIONS

This section proposes some NBBL adder realizations
other than the strictly combinational one of Section II.
It is possible that thorough research with the realizations
shown here might yield advantages over such combinational
realizations in areas such as simplicity, initial cost,
and speed.

For the sake of simplicity only, the adder

stage circuits shown in this section do not contain input
and output carries.

That is, each adder stage shown here

produces a sum digit from only the addend and augend digits
without allowing an input carry digit and without producing a carry output digit.

Eliminating these carry

inputs and outputs does not detract from the real world
practicality or applicability of these circuits.

It does

however allow the presentation and explanation of these
circuits to be of reasonable length.
A.

SCR Steering Array Realization
The first circuit shown in Fig. 17 is an SCR steering

array base 3 NBBL adder stage.

Note that this circuit,

like all others shown in this section and the next section,
can easily be extended to a larger base, such as base 10.
A simple example can best illustrate how this adder stage
functions.
to be added.
3.

Consider feeding two l's into this circuit
Obviously, the answer should be 2 in base

one of these l's would enter the circuit on input line

56

XI

sl

Fig. 17.

SCR Array 3BBL Adder Stage
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x 1 while the other "1" would enter on line yl.

The function

of the latter "1" is to shift the logical one voltage on
line x 1 over to the s 2 output line.

Thus, only the s2

output is at the logic one voltage level, indicating a
sum

output of 2 as desired.

The reader might wonder why

no load resistors are shown leading from each of the sum
output lines to ground.

Such resistors are not shown

because they would not be necessary in all cases.

For

example, if this adder stage were feeding one of the SCRtype storage register stages shown in Section VII., the
load for each sum output is already contained in the
storage register stage.

On the other hand, inputs, y 0 ,

y 1 , and y 2 would definitely need resistors not shown in
order to keep the SCR gate currents in the adder at the
proper level.
B.

ROM Realizations
The next two types of adder realizations are termed

Read Only Memory (ROM) realizations because their structures
are very similar to common types of ROM's.

These reali-

zations do not actually contain standard ROM's because, for
instance, they do not contain the addressing circuitry
included at the input of standard ROM packages.

However,

these realizations do contain diode arrays and rows of
transformer cores exactly like those found in various ROM's.
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Fig. 18 illustrates a diode ROM [8) realization for
a base 3 NBBL adder stage.

This realization is really

nothing more than a group of diode-resist or AND and OR
gates set up so that each sum output line represents
a sum-of-produ cts equation for the proper sum digit.
For example, the top three horizontal lines and the
vertical s 0 line actually represent the equation s 0
x 0y 0 + x 1 y 2 + x 2y 1 •

=

Note that, just as was the case

with the SCR array of Fig. 17, the resistors shown in
Fig. 18 between each of the sum output lines and ground
may not be needed if the adder stage is feeding an SCRtype register stage such as those shown in Section VII.
Obviously, without these resistors, when a particular
sum output line is "off," it would essentially be providing the circuitry it feeds an open circuit condition
instead of a ground.

With most types of logic, such an

open circuit would not produce the same results as a
ground.

However, with many SCR's, an open circuit on

a gate lead will function identically to a ground on a
gate lead.
Finally, Fig. 19 depicts a braid transformer.R OM [8]
realization of a base 3 NBBL adder stage.

Note that

each transformer core contains a list of the input lines
that pass through it.

Any input lines not listed in a

particular core pass around that core.

Further note

that each particular core is bypassed by a different
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Fig. 18.

Diode ROM 3BBL Adder Stage
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pair of input lines.

In fact, each core is bypass ed by

a differ ent one of the nine unique input combin ations.
For exampl e, the first, second , and third cores on the
left are bypass ed by x 0y 0 , x 1 y 2 , and x 2yl respec tively ,
where each of these combin ations should produc e a "0"
sum digit.

Thus, when any of. these three input combin a-

tions are gated into the adder, the left NLEQ (Not Logica l
Equiva lence) gate will always have one of its three inputs
at ground level while the other two NLEQ gates will have
all high inputs .

The result is that the left NLEQ gate

will produc e a logica l 1 output while the others produc e
1
logica l 0 output s, thus formin g the correc t s 0 , s , and
s2 output s.

Note that since all transfo rmer output s will

be zero when the adder stage is not being used, all NLEQ
output s will then be zero.

Thus, if these adder stage

output s were connec ted direct ly to an SCR regist er stage
like those in Sectio n VII., this specia l case of all
regist er stage input lines being zero would simply not
affect the regist er stage output s.
The NLEQ gates, if driven direct ly by the transfo rmer
output windin gs as shown in Fig. 19, must be carefu lly
chosen .

For examp le, when the curren t passin g throug h

a transfo rmer core is return ing to zero, that transfo rmer
would actual ly produc e a negati ve output voltag e.

Also,

for any given adder input combin ation, some of the cores
will have one curren t carryin g wire passin g throug h them

62

while, at the same time, other cores will have two such
wires.

Thus, the NLEQ gate inputs will have to withstand

two different positive voltage levels, ground level, and
two negative voltage levels.

More specifica lly, these

gates will have to be able to respond to both positive
voltages as a logical 1 and respond to ground and the
two negative voltages as a logical 0.

Furthermo re,

consider what happens to all but one of the NLEQ gates
every time data is fed into the adder stage.

All gates

whose correct sum output is "0" now have their inputs
attemptin g to all rise simultane ously from logical O's
If one of these inputs were to reach

to logical l's.

the logical 1 level before the others, transient undesired
l's would appear on sum output lines which should remain
fixed at

11

0."

Interface circuitry between the transform er

outputs and the NLEQ gates could remove these critical
characte ristics.

However, such circuitry would also add

to the cost of the adder stage.
Despite its many cirtical areas and potential
problems, a realizati on such as that of Fig. 19 merits
real considera tion.

Rows of braid transform ers are often

capable of driving logic gates directly, are extremely
cheap, and are capable of high speeds [8] .
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VII.

NBBL STORAGE REGISTER REALIZATIONS

This sectio n propo ses some NBBL storag e regis ter
realiz ation s other than the one of Sectio n III. It is
quite possi ble that the SCR desig ns shown here can yield
advan tages over the more conve ntiona l desig ns consi sting
merel y of a row of n standa rd binary flip-f lops and some
comb inatio nal logic , such as the one shown in Sectio n III.
These possi ble advan tages lie mainl y in the areas of
lower power consu mptio n and fewer intern al compo nents,
where fewer compo nents can offer small er physi cal size,
less frequ ent fault s, and depen ding on the metho d of
manu factur e, maybe lower cost.
A.

Latch Reali zation
The first circu it shown in Fig. 20 is anoth er of

the more conve ntiona l desig ns.

It is a base 4 NBBL

storag e regis ter stage made from "D flip-f lops" [6], or
latch es. Unlik e all other regis ter stage s shown in this
entir e paper , the unit of Fig. 20 is shown clock ed.

The

only reason this unit is shown clock ed is that stand ard
binar y latche s are stric tly clocke d items . Again note
that this circu it, like all other s shown in this sectio n,
can easily be extend ed to a large r base, such as base 10.
B.

SCR Reali zation s
Fig. 21 illust rates the first of the SCR model
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register stages.

There is no real reason why a "pnpn"

device such as an SCR cannot be integrated onto a chip
just like a bipolar transisto r.

Now consider two different

types of DBBL register stages, one made with SCR's like
those shown in this section and the other made with binary
S-R flip-flop s like the one shown in Fig. 13 of Section III.
The SCR register stage would have only 1 of its 10 SCR's
on and drawing current at all times.

However, assuming

the S-R flip-flop s, for example, to be the type consistin g
of two cross-cou pled transisto rs, the S-R flip-flop
register stage would always have 10 of its 20 transisto rs
on and drawing current.

Thus, in DBBL register stages,

the SCR realizatio ns can hold a decided advantage over
the S-R flip-flop realizatio n in the area of average
power consumpti on.

Actually, this power advantage holds

true over all types of standard binary flip-flop realizations, not just the S-R flip-flop realizatio n.

Now

consider the number of "major" component s in the two types
of DBBL register stages just compared, where "major" here
will refer only to SCR's and transisto rs for the sake of
simplicit y.

A single SCR register stage contains only 10

SCR's (and possibly 2 transisto rs) while the S-R flipflop register stage contains 20 transisto rs, 2 transisto rs
being in each of the 10 flip-flop s.

(If the S-R flip-

flops are more sophistic ated types, such as "master-s lave"
units, far more than 20 transisto rs would be required for
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such a DBBL register stage realization.)

Of course, such

a crude comparison proves nothing conclusive about the
relative costs of the two different realizations.

It does,

however, hint very strongly that, in general, the SCR
realizations, which are designed specifically for NBBL
registers, require significantly fewer individual components than the more conventional binary flip-flop
realizations.

Circuitry containing fewer components

implies smaller physical size and less faults, two areas
which are critically important in large digital machines.
Fig. 21 depicts a "current sharing" (or current
robbing) SCR base 2 NBBL register stage.

The basic idea

of this design is that the SCR's, the resistors, and the
voltage supply are all chosen so that there is ample
current available to sustain the ignition of only one
SCR.

Suppose that a "0" has been previously stored

in the unit of Fig. 21 so that the left SCR is on.
one now attempts to alter this storage to a "1

11

If

by making

input line x 1 high and input line x 0 low, the effect is
that the right SCR, in attempting to turn on, robs the
left SCR of enough of its original current so that this
current falls below the required holding current of the
SCR's.

Therefore, the left SCR turns off, thus making

enough current now available to the right SCR so that
it can turn on.

The major drawback of this design is

that it requires SCR's which exactly follow ideal SCR
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volt-ampere characterist ic curves.

Furthermore, all the

SCR's used must be almost perfectly matched.

Obviously,

such SCR's are very hard to find in the real world.
Fig. 22 illustrates a capacitive-co upled SCR base 2
NBBL storage register stage.

Fig. 23 shows some actual

input and output waveforms for this capacitive-c oupled
model.

It must be pointed out that this model and the

final model that soon follows have both actually been
built and thoroughly tested.
Imagine, that in this capacitive-co upled model, the
left SCR is already on and the right SCR is off, this
situation being the result of a previous input.

Thus,

the coupling capacitor is charged with the polarity
indicated in Fig. 22.

Now, if one turns on the right

gate lead and turns off the left gate lead, the right
SCR turns on.

When this happens, .the charge that was on

the coupling capacitor forces the voltage level on the
cathode of the left SCR above the voltage level of its
anode, thus causing the left SCR to turn off (Fig. 23).
The major drawbacks of this model are (1) the appearance
of momentary voltages higher than the normal logic 1
level at an SCR's output when that SCR is turning off
and (2) the relatively slow turn off times of each SCR
caused by the inherent RC time constant of the circuit.
The reader should not be alarmed by the 200 ohm load
resistors in Fig. 22, which indicate a very large power
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consumption.

Such resistors were necessary only because

the SCR's used were heavy-duty 8 ampere units with fairly
large holding currents [9].
The final SCR register stage model to be discussed
is termed the transistor pre-clear model.

Fig. 24

illustrates the circuit itself and Fig. 25 illustrates
some actual input and output waveforms that this circuit
produced.
simple.

The operation of this circuit is really quite
Whenever any gate signal rises from the logic

0 to the logic 1 level, this rise is differentiated by
the series combination of the 390 picofarad capacitor
and the 180 ohm resistor, thus producing a positive
voltage spike.

This positive spike momentarily turns on

the two "pull up" transistors on the left side of the
circuit, causing them to momentarily pull the voltage
level of all SCR cathodes up to the same level as their
anodes.

This momentary shunting of all SCR's attempts to

turn them off (Fig. 25).

However, the SCR whose gate

lead is now at the logic 1 level turns on and stays on
after this momentary shunting effect has died away.

The

net effect then is that the circuit stores the logical 1
supplied by the one high input ,line.

This transistor pre-

clear model improves greatly on the two major drawbacks
listed for the capacitive-coupled model.

The transistor

pre-clear model does not allow the appearance of any
voltages on the outputs higher than the normal logic 1
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leve l.

Furth ermo re, the lack of a proh ibitiv e RC time

cons tant, such as was found in the capac itive- coup led
.
mode l, allow s, in gene ral, much lower turn off times
Ther efore , the trans istor pre-c lear mode l is defin itely
the most prom ising of the three SCR mode ls discu ssed
in this secti on.

It does not place the nearl y impo ssible

ideal requi reme nts on the SCR's as does the curre nt
outpu t
shari ng mode l and it offer s "clea ner," highe r speed
wave forms than does the capa citiv e-cou pled mode l.
It must be stres sed here that neith er the capa citiv ethey
coup led mode l nor the trans istor pre-c lear mode l, as
as
are shown in this secti on, have been refin ed as far
poss ible.

None of the elect ronic comp onent s avail able

to the autho r, espe ciall y the SCR' s, were extre mely
high speed switc hing comp onent s.

This is one reaso n

24,
why, in the trans istor pre-c lear mode l shown in Fig.
two- trans istor equiv alent s [9],

[10] were used to re-

citiv eplace the origi nal heavy -duty SCR's used in the capa
coup led mode l.

These equiv alent s were capab le of lower

powe r, highe r speed switc hing.
with reall y good high speed

Thus, the point is that,

con~onents,

these SCR type

mode l,
regis ter stage s, espe ciall y the trans istor pre-c lear
e
shoul d be capab le of speed s which are quite respe ctabl
by today 's comp uter stand ards.

For exam ple, one text,

alrea dy almo st 3 years old, cites SCR's capab le of turn
off times as fast as 100 nanos econd s [6].
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VIII.

CONCLUSION

This paper has proposed a new type of logic called
"n-base binary logic,n or NBBL.

The basic structure of

NBBL adders and storage registers has been compared with
the structures of Post base n, traditional binary-coded
base n, and straight binary adders and registers.

Also,

several realizations, both conventional and unconventional,
have been shown for NBBL adders and registers.

Some of

these more unconventional realizations, such as the SCR
circuits shown for NBBL storage register stages, are
quite promising and deserve further research and extensive
developmental work.
This paper has also performed cost analyses of
"decimal-base binary logic," or DBBL, adders
relative to their straight binary equivalents.

and registers
These

analyses indicated that, without a doubt, the DBBL adders
and registers would cost more both to construct and to
buy (or rent).

On the other hand, a DBBL machine offers

greater operational efficiency and speed over its binary
counterpart as a result of the following major advantages:
(1) no decimal-to-binary and binary-to-decimal conversion,
(2) much simpler and faster "coding

11

of numerical input

and output data, and {3) the potential of faster overall
arithmetic operation within the machine.

These advantages

just listed mean that the DBBL machine should be capable
of doing more work per unit of time, especially in high
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numeric al input-o utput usages.

Thus, for example , a

DBBL machine owner who allows others to use his machine
on a shared- time basis can get more custome r jobs done
in a day's time, each custome r having to pay for less
used time than would custome rs of a binary machine
shared- time system.

Also, the DBBL system need not

contain hardwar e or softwar e to do convers ion and reconvers ion, and thus, the DBBL machine user, unlike
the binary machine user, need not suffer the cost of
these items.
Today the develop ment of compute r circuitr y is
rapidly approac hing the point where logic speeds are
simply as fast as they can ever be.

For example , emitter -

coupled logic gates are capable of propoga tional delays
of less than a nanosec ond [6], not much more time than
it takes for an electri cal signal to travel the length
of a small piece of plain wire.

As a result, the use

of DBBL adders and registe rs, like the use of paralle l
process ors, could be one means of further increas ing
machine speeds even after logic speeds have reached their
limit.

Thus, at a time in the compute r industry when

speed seems to be taking precede nce over everyth ing else,
even circuit ry cost, a DBBL machine indeed has much to
offer.
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